Model-Driven Online Capacity Management for Component-Based Software Systems Model-Driven Online Capacity Management for Component-Based Software Systems

Model-Driven Online Capacity Management for Component-Based Software Systems

    • $8.99
    • $8.99

Publisher Description

Capacity management is a core activity when designing and operating distributed software systems. Particularly, enterprise application systems are exposed to highly varying workloads. Employing static capacity management, this leads to unnecessarily high total cost of ownership due to poor resource usage efficiency.



This thesis introduces a model-driven online capacity management approach for distributed component-based software systems, called SLAstic. The core contributions of this approach are a) modeling languages to capture relevant architectural information about a controlled software system, b) an architecture-based online capacity management framework based on the common MAPE-K control loop architecture, c) model-driven techniques supporting the automation of the approach, d) architectural runtime reconfiguration operations for controlling a system’s capacity, as well as e) an integration of the Palladio Component Model. A qualitative and quantitative evaluation of the approach is performed by case studies, lab experiments, and simulation.

GENRE
Computers & Internet
RELEASED
2014
October 15
LANGUAGE
EN
English
LENGTH
360
Pages
PUBLISHER
Books on Demand
SELLER
eBoD GmbH
SIZE
13.7
MB
Modeling and Simulating Software Architectures Modeling and Simulating Software Architectures
2016
Model-Based Software Performance Analysis Model-Based Software Performance Analysis
2011
From Grids To Service and Pervasive Computing From Grids To Service and Pervasive Computing
2008
Guide to Modeling and Simulation of Systems of Systems Guide to Modeling and Simulation of Systems of Systems
2012
Software Adaptation in an Open Environment Software Adaptation in an Open Environment
2017
System Level Design from HW/SW to Memory for Embedded Systems System Level Design from HW/SW to Memory for Embedded Systems
2018