SystemVerilog Primer

This book walks through the basic constructs of SystemVerilog and discusses them in terms of VHDL.  


You'll learn which SystemVerilog constructs are the equivalent of processes, how SystemVerilog handles sensitivity lists, and other language features that mirror familiar features of VHDL.