High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
-
- 87,99 €
-
- 87,99 €
Beschreibung des Verlags
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
Mehr Bücher von Wang Zheng & Anupam Chattopadhyay
Never Forget National Humiliation
2012
Second-Order Consensus of Continuous-Time Multi-Agent Systems
2021
Distributed Optimization: Advances in Theories, Methods, and Applications
2020
Principles of Regional Science
2017
Memory Politics, Identity and Conflict
2017
Integrated Assessment Models of Climate Change Economics
2017
Andere Bücher in dieser Reihe
Implementation and Analysis of Ciphers in Quantum Computing
2024
Emerging Computing: From Devices to Systems
2022
A Practical Guide for Simulation and FPGA Implementation of Digital Design
2022
Classical and Physical Security of Symmetric Key Cryptographic Algorithms
2022
Hardware Oriented Authenticated Encryption Based on Tweakable Block Ciphers
2021
Lattice-Based Public-Key Cryptography in Hardware
2019