System Level Design from HW/SW to Memory for Embedded Systems
5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3–6, 2015, Proceedings
-
- 42,99 €
-
- 42,99 €
Publisher Description
This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015.
The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.
More Books by Marcelo Götz, Gunar Schirner, Marco Aurélio Wehrmeister, Mohammad Abdullah Al Faruque & Achim Rettberg
Other Books in This Series
Artificial Intelligence Applications and Innovations
2024
Artificial Intelligence Applications and Innovations
2024
Artificial Intelligence Applications and Innovations
2024
Current Directions in ICT and Society
2024
Critical Infrastructure Protection XVII
2023
Transfer, Diffusion and Adoption of Next-Generation Digital Technologies
2023