Digital Logic Design Using Verilog Digital Logic Design Using Verilog

Digital Logic Design Using Verilog

Coding and RTL Synthesis

    • $109.99
    • $109.99

Publisher Description

This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts. Keeping in view the importance of miniaturization today, the book gives practical information on the issues with ASIC RTL design and how to overcome these concerns. It clearly explains how to write an efficient RTL code and how to improve design performance. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design. The practical orientation of the book makes it ideal for training programs for practicing design engineers and for short-term vocational programs. The contents of the book will also make ita useful read for students and hobbyists. 

GENRE
Professional & Technical
RELEASED
2016
May 17
LANGUAGE
EN
English
LENGTH
439
Pages
PUBLISHER
Springer India
SELLER
Springer Nature B.V.
SIZE
18
MB
ASIC Design and Synthesis ASIC Design and Synthesis
2021
Digital Design from the VLSI Perspective Digital Design from the VLSI Perspective
2022
Digital Design Techniques and Exercises Digital Design Techniques and Exercises
2021
Digital Logic Design Using Verilog Digital Logic Design Using Verilog
2021
SystemVerilog for Hardware Description SystemVerilog for Hardware Description
2020
Logic Synthesis and SOC Prototyping Logic Synthesis and SOC Prototyping
2020