Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission
Analog Circuits and Signal Processing

Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

Nereo Markulic and Others
    • $99.99
    • $99.99

Publisher Description

This book explains concepts behind fractional subsampling-based frequency synthesis that is re-shaping today’s art in the field of low-noise LO generation. It covers advanced material, giving clear guidance for development of background-calibrated environments capable of spur-free synthesis and wideband phase modulation. It further expands the concepts into the field of subsampling polar transmission, where the newly developed architecture enables unprecedented spectral efficiency levels, unquestionably required by the upcoming generation of wireless standards.
Guides development of DTC-based Fractional-N Subsampling PLL and Subsampling Polar Transmitters, covering material from fundamental theory, over system level considerations to building block IC implementation;
Describes a fully background-calibrated environment that can used in general context of fractional frequency synthesis and/or phase/frequency modulation;
Presents three IC implementations, showing system level analysis, design methodology, circuit details and measurement results.

GENRE
Professional & Technical
RELEASED
2019
January 30
LANGUAGE
EN
English
LENGTH
161
Pages
PUBLISHER
Springer International Publishing
SELLER
Springer Nature B.V.
SIZE
23
MB
Low Power Active Electrode ICs for Wearable EEG Acquisition Low Power Active Electrode ICs for Wearable EEG Acquisition
2018
Software Radio Software Radio
2011
Bandwidth and Efficiency Enhancement in Radio Frequency Power Amplifiers for Wireless Transmitters Bandwidth and Efficiency Enhancement in Radio Frequency Power Amplifiers for Wireless Transmitters
2020
Energy-Efficient Smart Temperature Sensors in CMOS Technology Energy-Efficient Smart Temperature Sensors in CMOS Technology
2017
Radiation-Tolerant Delta-Sigma Time-to-Digital Converters Radiation-Tolerant Delta-Sigma Time-to-Digital Converters
2015
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits
2009