EMI-Resilient Amplifier Circuits EMI-Resilient Amplifier Circuits
Analog Circuits and Signal Processing

EMI-Resilient Amplifier Circuits

    • $129.99
    • $129.99

Publisher Description

This book enables circuit designers to reduce the errors introduced by the fundamental limitations and electromagnetic interference (EMI) in negative-feedback amplifiers.  The authors describe a systematic design approach for application specific negative-feedback amplifiers, with specified signal-to-error ratio (SER).  This approach enables designers to calculate noise, bandwidth, EMI, and the required bias parameters of the transistors used in  application specific amplifiers in order to meet the SER requirements.

·         Describes design methods that incorporate electromagnetic interference (EMI) in the design of application specific negative-feedback amplifiers;

·         Provides designers with a structured methodology to avoid the use of trial and error in meeting signal-to-error ratio (SER) requirements;

·         Equips designers to increase EMI immunity of the amplifier itself, thus avoiding filtering at the input, reducing the number of components and avoiding detrimental effects on noise and stability.

GENRE
Professional & Technical
RELEASED
2013
July 23
LANGUAGE
EN
English
LENGTH
322
Pages
PUBLISHER
Springer International Publishing
SELLER
Springer Nature B.V.
SIZE
7
MB
Low Power Active Electrode ICs for Wearable EEG Acquisition Low Power Active Electrode ICs for Wearable EEG Acquisition
2018
Software Radio Software Radio
2011
Bandwidth and Efficiency Enhancement in Radio Frequency Power Amplifiers for Wireless Transmitters Bandwidth and Efficiency Enhancement in Radio Frequency Power Amplifiers for Wireless Transmitters
2020
Energy-Efficient Smart Temperature Sensors in CMOS Technology Energy-Efficient Smart Temperature Sensors in CMOS Technology
2017
Radiation-Tolerant Delta-Sigma Time-to-Digital Converters Radiation-Tolerant Delta-Sigma Time-to-Digital Converters
2015
The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits
2009